CLAIMS

- 1. A method of conserving power in a computer, comprising:
- 2 measuring a processor load;

4

- configuring the computer, based on the processor load, so that a lesser amount of speculative execution is enabled when the processor is lightly loaded than is enabled when the processor is heavily loaded.
- The method of claim 1, wherein configuring the computer comprises configuring
 a battery-powered computer.
- 3. The method of claim 1, wherein measuring the processor load further comprisesmeasuring a cache hit rate.
- The method of claim 3, further comprising assigning a first value to the processor
 load in response to a first measurement of the cache hit rate, and assigning a second value to the processor load, higher than the first, in response to a second
 measurement of the cache hit rate, lower than the first.
- 5. The method of claim 1, wherein measuring the processor load further comprisesmeasuring the occurrence of memory page misses.
- The method of claim 1, wherein measuring the processor load further comprises
 measuring the occurrence of input/output write cycles.
 - 7. The method of claim 1, wherein configuring the computer further comprises:
- 2 assigning a first value to a branch confidence threshold when the processor is heavily loaded; and

- 4 assigning a second value to the branch confidence threshold when the processor is lightly loaded.
 - 8. The method of claim 7, further comprising:
- assigning to a branch instruction a confidence level that the branch will be predicted correctly;
- comparing the confidence level with the branch confidence threshold; and
 deciding based on the result of the comparison whether to enable speculative
 execution.
- The method of claim 8, wherein the confidence level that the branch will be
 predicted correctly is assigned by a compiler at the time a program containing the branch instruction is compiled.
 - 10. The method of claim 8, wherein the confidence level that the branch will be predicted correctly is assigned by hardware.
- 11. The method of claim 8, wherein the confidence level that the branch will bepredicted correctly is based on past behavior of the branch instruction.
- 12. The method of claim 1, further comprising disabling branch prediction when theprocessor is lightly loaded.
 - 13. A computer, comprising:

2

means for measuring a processor load; and
means for deciding, based on the processor load, whether to enable speculative
execution.

- 14. The computer of claim 13, further comprising means for adjusting the criteria
- 2 upon which a decision is made whether to enable speculative execution so that a greater amount of speculative execution is enabled when the processor is heavily
- 4 loaded than is enabled when the processor is less heavily loaded.
- 15. The computer of claim 13, further comprising means for assigning to a branch
 instruction a confidence level that the branch instruction will result in a taken
 branch.
 - 16. The computer of claim 13, wherein the computer considers a branch prediction confidence level when deciding whether to enable speculative execution.
- 17. A computer that configures itself, based on a processor load, so that a lesser
 amount of speculative execution is enabled when the processor is lightly loaded than is enabled when the processor is heavily loaded.
 - 18. The computer of claim 17, wherein the computer is battery-powered.
- 19. The computer of claim 17, wherein the processor load is measured by measuring acache hit rate.
- 20. The computer of claim 19, wherein a relatively higher cache hit rate indicates a
 relatively lower processor load, and a relatively lower cache hit rate indicates a
 relatively higher processor load.
 - 21. The computer of claim 17, wherein the processor load is measured by measuring the occurrence of memory page misses.

2

2

- 22. The computer of claim 17, wherein the processor load is measured by measuring the occurrence of input/output write cycles.
- 23. A computer, comprising:
- logic that assigns to a branch instruction a confidence level that execution of the branch instruction will result in a taken branch;
- logic that computes, from the measured processor load, a branch confidence threshold;
- a comparator that compares the confidence level with the branch confidence threshold; and
- logic that enables speculative execution arising from the branch instruction when the result of the comparison is a first logic value, and that disables speculative execution arising from the branch instruction when the result of the comparison is a second logic value different from the first.
- 24. The computer of claim 23, wherein the logic that assigns a confidence level to the
 branch instruction further comprises a branch history counter that has a value reflecting the number of times execution of the branch instruction has previously resulted in a branch taken, and wherein the confidence level is derived from the

6

2

branch history counter.